

1 / 8

FIG. 1






FIG. 2




2 / 8

FIG. 3



3 / 8


FIG. 4



4 / 8

FIG. 5

Case of applying delayed input to gate 2



5 / 8

FIG. 6





FIG. 7



6 / 8

FIG. 8





FIG. 9



7 / 8

FIG. 10





FIG. 11



8 / 8

FIG. 12

